Abstract-In this paper, a new tunable voltage-mode multifunction biquadratic filter employing two differential difference current conveyors (DDCCs) and all grounded passive elements is presented. The proposed biquadratic filter can realize highpass, bandpass and lowpass filter responses, simultaneously. The circuit offers the following advantages: (i) using grounded capacitors attractive for integration and absorbing shunt parasitic capacitances, (ii) using grounded resistors at X terminals of DDCCs suitable for the variations of filter parameters and absorbing series parasitic resistances at X terminal of DDCCs, (iii) high input impedance good for cascadability, (iv) no need to change the filter topology, (v) no need to component-matching conditions, (vi) orthogonal tunable of the resonance angular frequency and quality factor, and (vii) low active and passive sensitivity performances. HSPICE simulation results using TSMC 0.18µm 1P6M CMOS process technology and ±0.9V supply voltages validate the theoretical predictions.
I. INTRODUCTION
At present there is a growing interest in designing analogue current-mode signal-processing circuits. In these circuits the current rather than the voltage is used as the active variable either throughout the whole circuit or only in certain critical areas [1] . The use of current-mode active devices has many other advantages such as larger dynamic, higher bandwidth, greater linearity, simple circuitry and low power consumption compared to that of voltage-mode counterparts for example operational amplifiers [1] . Filters are widely used in many communications, signal processing, automatic control, and instrumentation systems. For examples, two system block diagrams of the receiver/transmitter part of a global system for mobiles (GSM) cellular telephone and crossover network used in a three-way high-fidelity loudspeaker are introduced in [2] , [3] .
As a current-mode active device, the differential difference current conveyor (DDCC) has the advantages of both the second generation current conveyor (such as large signal bandwidth, great linearity, wide dynamic range) and the differential difference amplifier (such as high input impedance and arithmetic operation capability) [4] . Since the addition and subtraction operations of voltage-mode signals need the realization, respectively. The DDCC becomes very attractive to be used in the design of voltage-mode filters. This is due to the fact that the addition and subtraction operations for voltage signals can be performed easily by DDCC [4] - [11] Voltage-mode active filters with high-input impedance are of great interest because several cells of this kind can be directly connected for implementing higher order filters [7] - [15] . In 2003, Chang and Chen proposed a universal voltage-mode filter with three inputs and a single output [6] . The circuit can realize all five different generic filtering responses but only highpass (HP) and bandpass (BP) responses have the advantage of high input impedance. In 2004, Horng et al. proposed a multifunction filter with a single input and three outputs [7] . The circuit can realize HP, BP and lowpass (LP) responses, simultaneously. However, it suffers from orthogonal tunable of the resonance angular frequency ω o and quality factor Q. In 2005, Ibrahim et al. proposed two single DDCC biquads with high input impedance and minimum number of passive elements [8] . The HP, BP or LP filter responses cannot be realized in the same configuration. In 2007, Chiu and Horng proposed a universal voltage-mode filter with three inputs and a single output [9] . The circuit has high-input and low-output impedances advantages but it uses three plus-type DDCCs. In the same year, Chen proposed a universal voltage-mode filter based on two plus-type DDCCs [10] . The proposed configuration suffers from high-input impedance. In 2010, Chen proposed another multifunction voltage-mode filter with single input and four outputs [11] . The circuit can realize inverting HP, inverting BP, non-inverting LP and non-inverting BP filtering functions, simultaneously. However, it suffers from orthogonal tunable of the resonance angular frequency ω o and quality factor Q. The biquadratic filters simultaneously realizing the LP, BP and HP filtering functions have received considerable attention and finds its applications in phase locked loop FM stereo demodulators, and crossover networks used in three-way high fidelity loudspeakers [3] . Fig. 1 shows the filter application in a three-way high-fidelity loudspeaker crossover network [3] .
H ig h p a s s B a n d p a s s L o w p a s s X (t) Fig. 1 . The three-way high-fidelity loudspeaker crossover network [3] In this paper, a new voltage-mode multifunction biquadratic circuit with single input and five outputs is presented. The proposed configuration employs two DDCCs, two grounded capacitors and three grounded resistors. input signal nor any critical component-matching conditions to realize LP, BP and HP responses, simultaneously. The input of the circuit exhibits high input impedance so that the synthesized filter can be cascaded without additional buffers. It permits orthogonal tunability of the resonance angular frequency ω o and quality factor Q, and enjoys low active and passive sensitivity performances. Moreover, it should be mentioned that all of the grounded resistors in the proposed filter can be replaced by electronic resistors [16] to obtain electronic tunability. 
II. CIRCUIT DESCRIPTION
The block diagram representing the implementation of the single input and five outputs filtering circuit is shown in Fig.  2 . The configuration consists of two lossless integrators, a proportional gain block, a summer and a voltage inverter. The summer circuit of the biquadratic filter can be implemented easily with a signal DDCC. This is due to the fact that the addition and subtraction operations for voltage signals can be performed easily by DDCC. From the diagram in Fig. 2 , the implementation of the high-input impedance tunable voltage-mode DDCC-based multifunction biqaudratic circuit is shown in Fig. 3 . It employs two DDCCs, two grounded capacitors and three grounded resistors. The use of grounded capacitors is attractive from monolithic integration point of view because grounded capacitor circuits can compensate for the stray capacitances at their nodes [17] . The dual-output DDCC is a six-terminal analog building block and its terminal relations are given by I Y1 =I Y2 =I Y3 =0, V X =V Y1 -V Y2 +V Y3 and I Z =±I X [5] . Derived by each nodal equation of the proposed, the input-output relationship matrix form of Fig. 3 can be expressed as 
To derive (1) , all the Y 1 , Y 2 and Y 3 terminals of dual-output DDCC are high impedance terminals, since they are connected to gates of MOS devices in actual implementation, whereas the port X is low impedance terminal [5] . Similarly the two ports Z+ or Z-also exhibit high impedance since they are connected to the output stage of current mirror. From (1), the following five output voltages can be derived as
Thus, we can obtain an inverting LP, two non-inverting BP, a non-inverting HP and an inverting BP filter responses at the output voltages, V o1 , V o2 , V o3 , V o4 and V o5 , respectively. Because the input voltage signal is connected directly to the Y 3 port of the dual-output DDCC(2) and input current to the Y 3 port is zero, the circuit has the feature of high input impedance. The resonance angular frequency ω o and quality factor Q, are given by
From (7) and (8), it can be seen that the parameter Q of the proposed filter can be varied without changing the pole frequency, but not vice versa. Thus the ω o and Q can be properly orthogonal tunability by R 1 and/or R 2 and R 3 , in that order. Also, the passive ω o and Q sensitivities are equal to or smaller than unity.
III. EFFECT OF NON-IDEALITIES
Taking the non-idealities from frequency dependence of internal voltage and current transfers of the dual-output DDCC into account, the relationship of the terminal voltages and currents can be rewritten as , for n=a, b, c (10) In which
and using TSMC 018um 1P6M CMOS process technology HSpice simulation with the parameters of lever 49 is performed. Equations (9) and (10) , where mi ε ( mi ε <<1) and nv ε ( nv ε <<1) are the current tracking errors and the voltage tracking errors of the dual-output DDCC, respectively. Taking into account the non-idealities, Equations (2) to (6) can be rewritten as follows. 
A sensitivity study forms an important index of the performance of any active network. The formal definition of sensitivity is
where F represents one of ω o , Q and x represents any of the passive elements or the active parameters. Based on the sensitivity expression, the active and passive sensitivities of the proposed circuit shown in Fig. 3 From the above it can be realized that even under non-ideal current and voltage gains of the dual-output DDCCs the active and passive sensitivities remain less than or equal to one in magnitude. 
IV. PARASITIC IMPEDANCE EFFECTS
The former equations from (2) to (6) have been obtained by considering ideal description of dual-output DDCCs, all the three Y terminals exhibit an infinite input resistance. The port X exhibits zero input resistance and the ports Z show an infinite output resistance. Practically when implementing the active element using transistors, these resistances assume some finite value depending upon the device parameters. Similarly, the high frequency effects also need to be accounted for by assuming capacitances at these ports. The non-ideal dual-output DDCC symbol showing various parasitic is shown in Fig. 4 . It is shown that the port X exhibits of low value parasitic serial resistance R X , the ports Y exhibit of high value parasitic resistance R Y in parallel with low value capacitance C Y , and the ports Z exhibit of high value parasitic resistance R Z in parallel with low value capacitance C Z . It is to be noted that the proposed circuit employs resistors at X terminals of the dual-output DDCCs, hence most of the parasitics R X can be easily merged. To account for these non-ideal sources, the proposed circuit in . Note that in Fig. 5 all the grounded capacitors are connected at Z terminals of dual-output DDCCs to absorb shunt parasitic capacitances at Z terminals of dual-output DDCCs. Also, we used two grounded resistors at all X terminals of dual-output DDCCs to absorb series parasitic resistances at X terminals of dual-output DDCCs. Reanalysis of the proposed circuit in Fig. 5 the transfer functions become 
where
Equations (31) to (33) illustrate that the effects of the parasitic elements are dependent on three parasitic poles yielded by the non-idealities of the dual-output DDCCs. For close to ideal operation at high frequencies, the frequency of operation should be larger than ω 1 and ω 2 , and smaller than ω 3 . The frequency range of the proposed configuration should be restricted to the following conditions [18] . 
V. SIMULATION RESULTS
Finally, to verify the theoretical prediction of the proposed biquadratic filter, a simulation using HSpice simulation with TSMC 0.18μm 1P6M CMOS process technology was performed and the CMOS implementation of the dual-output DDCC is shown in Fig. 6 [3] - [11] . The dimensions of MOS transistors used in implementation of the dual-output DDCC are given in Table I Table II . The frequency response of the output impedances of the DDCC is shown in Fig. 9 . It can be seen that the port Z+ of DDCC exhibits of high value parasitic resistance R Z+ ( 5.03MΩ ) in parallel with low value capacitance C Z+ ( 0.024pF ). Thus, the parasitic capacitance of the circuit has a small value that can be neglected in our frequency range of interest. The frequency response of the input impedance of the DDCC is shown in Fig. 10 , the pole frequency also can be tuned by following setting:
Thus we obtain BP filter responses with different values of o f as shown in Fig. 12 . As shown in Fig. 12 , the pole frequency o f can be adjusted without affecting the quality factor Q. , which extends up to amplitude of 0.4V (peak to peak) without signification distortion. The dependence of the output harmonic distortion of inverting BP filter on input voltage amplitude is illustrated in Fig. 15 . From Fig. 15 , we can see that the harmonic distortion rapidly increases if the input signal is increased beyond 0.2V for the chosen dual-output DDCC implementation. 
VI. CONCLUSIONS
In this paper, the authors also propose a new high input impedance voltage-mode multifunction biquadratic filter. This circuit offers several advantages, such as simultaneous realization of LP, BP and HP filtering responses in the same configuration, no requirements for component matching conditions, the use of only grounded passive components, high input impedance, and low active and passive sensitivity performances. The proposed circuit has the same advantages reported by [11] which using two DDCCs, two grounded capacitors and two grounded resistors. Additionally, the proposed circuit has one more important advantage of orthogonal control of resonance angular frequency ω o and quality factor Q with reported by [11] . HSPICE simulation results using TSMC 0.18µm 1P6M CMOS process technology and ±0.9V supply voltages validate the theoretical predictions. 
